Filter your results
- 15
- 15
- 15
- 15
- 21
- 15
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
|
|
|
sorted by
|
|
|
A Temperature-Aware Placement and Routing Algorithm Targeting 3D FPGAs19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.211-231, ⟨10.1007/978-3-642-12267-5_12⟩
Conference papers
hal-01054276v1
|
||
|
|
Time Efficient Dual-Field Unit for Cryptography-Related Processing19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.191-210, ⟨10.1007/978-3-642-12267-5_11⟩
Conference papers
hal-01054277v1
|
||
|
|
A Lifting-Based Discrete Wavelet Transform and Discrete Wavelet Packet Processor with Support for Higher Order Wavelet Filters19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.154-173, ⟨10.1007/978-3-642-12267-5_9⟩
Conference papers
hal-01054539v1
|
||
|
|
Real-Time Biologically-Inspired Image Exposure Correction19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.133-153, ⟨10.1007/978-3-642-12267-5_8⟩
Conference papers
hal-01054267v1
|
||
|
|
Universal Methodology to Handle Differential Pairs during Pin Assignment19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.22-42, ⟨10.1007/978-3-642-12267-5_2⟩
Conference papers
hal-01054272v1
|
||
|
|
On the Comparison of Different Number Systems in the Implementation of Complex FIR Filters19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.174-190, ⟨10.1007/978-3-642-12267-5_10⟩
Conference papers
hal-01054278v1
|
||
|
|
Fast Instruction Memory Hierarchy Power Exploration for Embedded Systems19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.251-270, ⟨10.1007/978-3-642-12267-5_14⟩
Conference papers
hal-01054275v1
|
||
|
|
Timing Error Detection and Correction by Time Dilation19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.271-285, ⟨10.1007/978-3-642-12267-5_15⟩
Conference papers
hal-01054274v1
|
||
|
|
Comparison of Two Autonomous AC-DC Converters for Piezoelectric Energy Scavenging Systems19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.61-80, ⟨10.1007/978-3-642-12267-5_4⟩
Conference papers
hal-01054270v1
|
||
|
|
Analysis and Design of Charge Pumps for Telecommunication Applications19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.43-60, ⟨10.1007/978-3-642-12267-5_3⟩
Conference papers
hal-01054271v1
|
||
|
|
Fine-Grain Reconfigurable Logic Cells Based on Double-Gate MOSFETs19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.97-113, ⟨10.1007/978-3-642-12267-5_6⟩
Conference papers
hal-01054269v1
|
||
|
|
Trapping Biological Species in a Lab-on-Chip Microsystem: Micro Inductor Optimization Design and SU8 Process19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.81-96, ⟨10.1007/978-3-642-12267-5_5⟩
Conference papers
hal-01054543v1
|
||
|
|
A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.232-250, ⟨10.1007/978-3-642-12267-5_13⟩
Conference papers
hal-01054544v1
|
||
|
|
Timed Coloured Petri Nets for Performance Evaluation of DSP Applications: The 3GPP LTE Case Study19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.114-132, ⟨10.1007/978-3-642-12267-5_7⟩
Conference papers
hal-01054268v1
|
||
|
|
Physical Design Issues in 3-D Integrated Technologies19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.1-21, ⟨10.1007/978-3-642-12267-5_1⟩
Conference papers
hal-01054273v1
|